Electrical Engineering > GATE 2025 > MOSFET Circuits
In the circuit, IDC is an ideal current source. The transistors M1 and M2 are assumed to be biased in saturation, wherein Vin is the input signal and VDC is fixed DC voltage. Both transistors have a small signal resistance of rds and trans-conductance of gm. The small signal output impedance of this circuit is
A
2rds
B
1/gm+rds
C
gmrds2+2rds
D
infinity

Correct : a

Similar Questions

As you grow older, an injury to your _________ may take longer to _________.
#3 MCQ
In a 500 m race, P and Q have speeds in the ratio of 3 ∶ 4. Q starts the race when P has already covered 140 m. What is the distance between P and Q (in m) whe...
#4 MCQ
Three bells P, Q, and R are rung periodically in a school. P is rung every 20 minutes; Q is rung every 30 minutes and R is rung every 50 minutes. If all the thr...
#5 MCQ

Related Topics

No tags found

Unique Visitor Count

Total Unique Visitors

Loading......