Electrical Engineering > GATE 2023 > Sequential Circuits
Neglecting the delays due to the logic gates in the circuit shown in the figure, the decimal equivalent of the binary sequence [ABCD] of initial logic states, which will not change with the clock, is _______.
Correct : 10
Similar Questions
For the synchronous sequential circuit shown below, the output Z is zero for the initial conditions QAQBQC = Q'AQ'BQ'C = 100. The minimum number of clock cycles...
For the synchronous sequential circuit shown below, the output Z is zero for the initial conditions QAQBQC = Q'AQ'BQ'C = 100. The minimum number of clock cycles...
For the synchronous sequential circuit shown below, the output Z is zero for the initial conditions QAQBQC = Q'AQ'BQ'C = 100. The minimum number of clock cycles...
Total Unique Visitors
Loading......