Electrical Engineering > GATE 2023 > Sequential Circuits
Neglecting the delays due to the logic gates in the circuit shown in the figure, the decimal equivalent of the binary sequence [ABCD] of initial logic states, which will not change with the clock, is _______.
Correct : 10
Similar Questions
In the circuit, the present value of Z is 1. Neglecting the delay in the combinatorial circuit, the values of S and Z, respectively, after the application of th...
For the synchronous sequential circuit shown below, the output Z is zero for the initial conditions QAQBQC = Q'AQ'BQ'C = 100. The minimum number of clock cycles...
The current state QAQB of a two JK flip-flop system is 00. Assume that the clock rise-time is much smaller than the delay of the JK flip-flop. The next state of...
Total Unique Visitors
Loading......