Electrical Engineering > GATE 2022 > Counters
The maximum clock frequency in MHz of a 4-stage ripple counter, utilizing flip-flops, with each flip-flop having a propagation delay of 20 ns, is ________. (round off to one decimal place)
Correct : 12.5
Similar Questions
A 16-bit synchronous binary up-counter is clocked with a frequency fCLK. The two most significant bits are OR-ed together to form an output Y. Measurements show...
A MOD 2 and a MOD 5 up-counter when cascaded together results in a MOD ________ counter. (in integer)
Which of the following is an invalid state in an 8-4-2-1 Binary Coded Decimal counter
Total Unique Visitors
Loading......