Electrical Engineering > GATE 2018 > Flip-Flops
Which one of the following statements is true about the digital circuit shown in the figure
A
It can be used for dividing the input frequency by 3.
B
It can be used for dividing the input frequency by 5.
C
It can be used for dividing the input frequency by 7.
D
It cannot be reliably used as a frequency divider due to disjoint internal cycles.

Correct : b

Similar Questions

A counter is constructed with three D flip-flops. The input-output pairs are named (D0, Q0), (D1, Q1), and (D2, Q2), where the subscript 0 denotes the least sig...
#278 MCQ
The clock frequency applied to the digital circuit shown in the figure below is 1 kHz. If the initial state of the output Q of the flip-flop is '0', then the fr...
#944 MCQ
As you grow older, an injury to your _________ may take longer to _________.
#3 MCQ

Related Topics

digital circuit analysis frequency divider circuit GATE Electrical Engineering 2018 electrical gate frequency divider internal cycles disjoint cycles digital logic circuits GATE 2018 Q46 frequency divider unreliable

Unique Visitor Count

Total Unique Visitors

Loading......

Question Options

Contributed by: