Electrical Engineering > GATE 2015 SET-1 > Sequential Circuits
The figure shows a digital circuit constructed using negative edge triggered J-K flip flops. Assume a starting state of Q2Q1Q0 = 000. This state Q2Q1Q0 = 000 will repeat after ________ number of cycles of the clock CLK.
Correct : 6
Similar Questions
In the circuit, the present value of Z is 1. Neglecting the delay in the combinatorial circuit, the values of S and Z, respectively, after the application of th...
Neglecting the delays due to the logic gates in the circuit shown in the figure, the decimal equivalent of the binary sequence [ABCD] of initial logic states, w...
For the synchronous sequential circuit shown below, the output Z is zero for the initial conditions QAQBQC = Q'AQ'BQ'C = 100. The minimum number of clock cycles...
Total Unique Visitors
Loading......