Electrical Engineering > GATE 2014 SET-3 > Sequential Circuits
A state diagram of a logic gate which exhibits a delay in the output is shown in the figure, where X is the don't care condition, and Q is the output representing the state.
The logic gate represented by the state diagram is
Correct : d
Similar Questions
In the circuit, the present value of Z is 1. Neglecting the delay in the combinatorial circuit, the values of S and Z, respectively, after the application of th...
Neglecting the delays due to the logic gates in the circuit shown in the figure, the decimal equivalent of the binary sequence [ABCD] of initial logic states, w...
For the synchronous sequential circuit shown below, the output Z is zero for the initial conditions QAQBQC = Q'AQ'BQ'C = 100. The minimum number of clock cycles...
Total Unique Visitors
Loading......