Electrical Engineering > GATE 2014 SET-2 > Counters
Which of the following is an invalid state in an 8-4-2-1 Binary Coded Decimal counter
A
1000
B
1001
C
0011
D
1100

Correct : d

Similar Questions

A 16-bit synchronous binary up-counter is clocked with a frequency fCLK. The two most significant bits are OR-ed together to form an output Y. Measurements show...
#243 Fill in the Blanks
A MOD 2 and a MOD 5 up-counter when cascaded together results in a MOD ________ counter. (in integer)
#460 Fill in the Blanks
The maximum clock frequency in MHz of a 4-stage ripple counter, utilizing flip-flops, with each flip-flop having a propagation delay of 20 ns, is ________. (rou...
#463 Fill in the Blanks

Related Topics

No tags found

Unique Visitor Count

Total Unique Visitors

Loading......