EC > GATE 2024 > Sequential Circuits
The sequence of states $(Q_1 Q_0)$ of the given synchronous sequential circuit is
A
$00 → 10 → 11 → 00$
B
$11 → 00 → 10 → 01 → 00$
C
$01 → 10 → 11 → 00 → 01$
D
$00 → 01 → 10 → 00$

Correct : D

Similar Questions

The synchronous sequential circuit shown below works at a clock frequency of 1 GHz. The throughput, in Mbits/s, and the latency, in ns, respectively, are
#109 MCQ
In a given sequential circuit, initial states are Q1 = 1 and Q2 = 0. For a clock frequency of 1 MHz, the frequency of signal Q2 in kHz, is ____ (rounded off to...
#148 Fill in the Blanks
A positive-edge-triggered sequential circuit is shown below. There are no timing violations in the circuit. Input PO is set to logic '0' and P1 is set to logic...
#201 MCQ

Related Topics

sequential circuit EC GATE 2024 synchronous sequential circuit circuit state sequence GATE EC 2024 circuit state transitions EC gate 2024 sequential circuit states circuit state changes

Unique Visitor Count

Total Unique Visitors

Loading......

Question Options

Contributed by: