EC > GATE 2024 > MUX and combinational circuits
The propagation delay of the 2ร1 MUX shown in the circuit is 10 ns.
Consider the propagation delay of the inverter as 0 ns.
If S is set to 1 then the output Y is
Consider the propagation delay of the inverter as 0 ns.

Explanation
Correct : B
Similar Questions
What is the worst-case time complexity of insertion in an AVL tree?
Which operations on a binary search tree have O(h) complexity?
Compare search complexities of sorted array vs balanced BST.