EC > GATE 2023 > Sampling Circuits
A sample and hold circuit is implemented using a resistive switch and a capacitor with a time constant of 1 μs. The time for the sampling switch to stay closed to charge a capacitor adequately to a full scale voltage of 1 V with 12-bit accuracy is ____ μs (rounded off to two decimal places).
Correct : 7.37
Similar Questions
Mr. X speaks _________ Japanese _________ Chinese.
A sum of money is to be distributed among P, Q, R, and S in the
proportion 5 : 2 : 4 : 3, respectively.
If R gets ₹ 1000 more than S, what is the share of Q (...
A trapezium has vertices marked as P, Q, R and S (in that order anticlockwise).
The side PQ is parallel to side SR.
Further, it is given that, PQ = 11 cm, QR...
Total Unique Visitors
Loading......