EC > GATE 2020 > MOSFET Circuits
An enhancement MOSFET of threshold voltage 3 V is being used in the sample and hold circuit given below. Assume that the substrate of the MOS device is connected to -10 V. If the input voltage V_I lies between ±10 V, the minimum and the maximum values of VG required for proper sampling and holding respectively, are
Correct : c
Similar Questions
In the circuit shown, both the enhancement mode NMOS transistors have the following characteristics: kn = μn Cox(W/L) = 1 mA/V2; VTN = 1V. Assume that the ch...
In the circuit shown, both the enhancement mode NMOS transistors have the following characteristics: kn = μn Cox(W/L) = 1 mA/V2; VTN = 1V. Assume that the ch...
In the circuit shown, both the enhancement mode NMOS transistors have the following characteristics: kn = μn Cox(W/L) = 1 mA/V2; VTN = 1V. Assume that the ch...
Total Unique Visitors
Loading......