EC > GATE 2019 > CMOS Inverter
A CMOS inverter, designed to have a mid-point voltage Vi equal to half of Vdd, as shown in the figure, has the following parameters: Vdd=3 V, μnCox=100μA/V2; Vtn=0.7 V for nMOS, μpCox=40μA/V2; |Vtp|=0.9 V for pMOS. The ratio of (W/L)n to (W/L)p is equal to... (rounded off to 3 decimal places).

Correct : 0.222

Similar Questions

Mr. X speaks _________ Japanese _________ Chinese.
#3 MCQ
A sum of money is to be distributed among P, Q, R, and S in the proportion 5 : 2 : 4 : 3, respectively. If R gets ₹ 1000 more than S, what is the share of Q (...
#4 MCQ
A trapezium has vertices marked as P, Q, R and S (in that order anticlockwise). The side PQ is parallel to side SR. Further, it is given that, PQ = 11 cm, QR...
#5 MCQ

Related Topics

CMOS inverter design GATE EC 2019 inverter design parameters nMOS pMOS ratio EC gate 2019 MOSFET parameters GATE EC 2019 question 61 Vdd 3V CMOS inverter Vt CMOS inverter design EC

Unique Visitor Count

Total Unique Visitors

Loading......