EC > GATE 2019 > MOSFET
In the circuits shown, the threshold voltage of each nMOS transistor is 0.6 V. Ignoring the effect of channel length modulation and body bias, the values of Vout1 and Vout2, respectively, in volts, are
Correct : c
Similar Questions
An NMOS transistor operating in the linear region has IDS of 5 μA at VDS of 0.1 V.
Keeping VGS constant, the VDS is increased to 1.5 V.
Given that μnCox(W/L)...
Consider the CMOS circuit shown in the figure (substrates are connected to their respective sources). The gate width (W) to gate length (L) ratios (W/L) of the...
The ideal long channel nMOSFET and pMOSFET devices shown in the circuits have threshold voltages of 1 V and −1 V, respectively. The MOSFET substrates are connec...
Total Unique Visitors
Loading......