EC > GATE 2019 > Digital Electronics
A standard CMOS inverter is designed with equal rise and fall times (βn=βp). If the width of the pMOS transistor in the inverter is increased, what would be the effect on the LOW noise margin (NML) and the HIGH noise margin NMH?
Correct : a
Similar Questions
Mr. X speaks _________ Japanese _________ Chinese.
A sum of money is to be distributed among P, Q, R, and S in the
proportion 5 : 2 : 4 : 3, respectively.
If R gets ₹ 1000 more than S, what is the share of Q (...
A trapezium has vertices marked as P, Q, R and S (in that order anticlockwise).
The side PQ is parallel to side SR.
Further, it is given that, PQ = 11 cm, QR...
Total Unique Visitors
Loading......