EC > GATE 2018 > Sequential Circuits
In the circuit shown below, a positive edge-triggered D Flip-Flop is used for sampling input data Din using clock CK. The XOR gate outputs 3.3 volts for logic HIGH and 0 volts for logic LOW levels. The data bit and clock periods are equal and the value of ΔT/TCK=0.15, where the parameters ΔT and TCK are shown in the figure. Assume that the Flip-Flop and the XOR gate are ideal.
If the probability of input data bit (Din) transition in each clock period is 0.3, the average value (in volts, accurate to two decimal places) of the voltage at node X, is
Correct : 0.84
Similar Questions
The sequence of states $(Q_1 Q_0)$ of the given synchronous sequential circuit is
The synchronous sequential circuit shown below works at a clock frequency of 1 GHz. The throughput, in Mbits/s, and the latency, in ns, respectively, are
In a given sequential circuit, initial states are Q1 = 1 and Q2 = 0. For a clock frequency of 1 MHz, the frequency of signal Q2 in kHz, is ____ (rounded off to...
Total Unique Visitors
Loading......