EC > GATE 2017 SET-2 > Memory
In a DRAM,
A
periodic refreshing is not required
B
information is stored in a capacitor
C
information is stored in a latch
D
both read and write operations can be performed simultaneously

Correct : b

Similar Questions

If WL is the Word Line and BL the Bit Line, an SRAM cell is shown in
#1093 MCQ
If WL is the Word Line and BL the Bit Line, an SRAM cell is shown in
#1093 MCQ
If WL is the Word Line and BL the Bit Line, an SRAM cell is shown in
#1093 MCQ

Related Topics

No tags found

Unique Visitor Count

Total Unique Visitors

Loading......