EC > GATE 2017 SET-1 > Sequential Circuits
A finite state machine (FSM) is implemented using the D flip-flops A and B, and logic gates, as shown in the figure below. The four possible states of the FSM are QAQB=00,01,10, and 11.
Assume that XIN is held at a constant logic level throughout the operation of the FSM. When the FSM is initialized to the state QAQB=00 and clocked, after a few clock cycles, it starts cycling through
Correct : d
Similar Questions
The sequence of states $(Q_1 Q_0)$ of the given synchronous sequential circuit is
The synchronous sequential circuit shown below works at a clock frequency of 1 GHz. The throughput, in Mbits/s, and the latency, in ns, respectively, are
In a given sequential circuit, initial states are Q1 = 1 and Q2 = 0. For a clock frequency of 1 MHz, the frequency of signal Q2 in kHz, is ____ (rounded off to...
Total Unique Visitors
Loading......