EC > GATE 2017 SET-1 > Sequential Circuits
In the latch circuit shown, the NAND gates have non-zero, but unequal propagation delays. The present input condition is: P=Q='0'. If the input condition is changed simultaneously to P=Q='1' the outputs X and Y are
Correct : b
Similar Questions
The sequence of states $(Q_1 Q_0)$ of the given synchronous sequential circuit is
The synchronous sequential circuit shown below works at a clock frequency of 1 GHz. The throughput, in Mbits/s, and the latency, in ns, respectively, are
In a given sequential circuit, initial states are Q1 = 1 and Q2 = 0. For a clock frequency of 1 MHz, the frequency of signal Q2 in kHz, is ____ (rounded off to...
Total Unique Visitors
Loading......