EC > GATE 2016 SET-2 > Data Converters
In an N bit flash ADC, the analog voltage is fed simultaneously to 2N comparators. The output of the comparators is then encoded to a binary format using digital circuits. Assume that the analog voltage source Vin (whose output is being converted to digital format) has a source resistance of 75 Ω as shown in the circuit diagram below and the input capacitance of each comparator is 8 pF. The input must settle to an accuracy of 1/2 LSB even for a full scale input change for proper conversion. Assume that the time taken by the thermometer to binary encoder is negligible. If the flash ADC has 8 bit resolution,
which one of the following alternatives is closest to the maximum sampling rate ?
A
1 megasamples per second
B
6 megasamples per second
C
64 megasamples per second
D
256 megasamples per second

Correct : a

Similar Questions

A 4-bit weighted-resistor DAC with inputs b3, b2, b1, and b0 (MSB to LSB) is designed using an ideal opamp, as shown below. The switches are closed when the cor...
#191 NAT
A 4-bit weighted-resistor DAC with inputs b3, b2, b1, and b0 (MSB to LSB) is designed using an ideal opamp, as shown below. The switches are closed when the cor...
#191 NAT
A 4-bit weighted-resistor DAC with inputs b3, b2, b1, and b0 (MSB to LSB) is designed using an ideal opamp, as shown below. The switches are closed when the cor...
#191 NAT

Related Topics

No tags found

Unique Visitor Count

Total Unique Visitors

Loading......