EC > GATE 2016 SET-2 > CMOS Logic
Transistor geometries in a CMOS inverter have been adjusted to meet the requirement for worst case charge and discharge times for driving a load capacitor C. This design is to be converted to that of a NOR circuit in the same technology, so that its worst case charge and discharge times while driving the same capacitor are similar. The channel lengths of all transistors are to be kept unchanged. Which one of the following statements is correct?
A
Widths of PMOS transistors should be doubled, while widths of NMOS transistors should be halved.
B
Widths of PMOS transistors should be doubled, while widths of NMOS transistors should not be changed.
C
Widths of PMOS transistors should be halved, while widths of NMOS transistors should not be changed.
D
Widths of PMOS transistors should be unchanged, while widths of NMOS transistors should be halved.

Correct : b

Similar Questions

In the circuit shown, what are the values of F for EN=0 and EN=1, respectively?
#363 MCQ
The logic function f(X,Y) realized by the given circuit is
#422 MCQ
For the circuit shown in the figure. P and Q are the inputs and Y is the output. The logic implemented by the circuit is
#549 MCQ

Related Topics

No tags found

Unique Visitor Count

Total Unique Visitors

Loading......

Question Options

Contributed by: