EC > GATE 2016 SET-1 > CMOS Logic
The output of the combinational circuit given below is
A
0 V
B
(|VT| of PMOS + VT of NMOS) / 2
C
Switching threshold of inverter
D
VDD

Correct : c

Similar Questions

In the circuit shown, what are the values of F for EN=0 and EN=1, respectively?
#363 MCQ
The logic function f(X,Y) realized by the given circuit is
#422 MCQ
For the circuit shown in the figure. P and Q are the inputs and Y is the output. The logic implemented by the circuit is
#549 MCQ

Related Topics

GATE EC 2016 Set 1 Q27 combinational circuit output CMOS inverter switching threshold digital electronics GATE inverter output voltage PMOS NMOS circuit EC GATE digital logic circuit analysis GATE

Unique Visitor Count

Total Unique Visitors

Loading......

Question Options

Contributed by: