EC > GATE 2016 SET-1 > PLL
The block diagram of a frequency synthesizer consisting of a Phase Locked Loop (PLL) and a divide-by-N counter (comprising 2,4,8,16 outputs) is sketched below. The synthesizer is excited with a 5 kHz signal (Input 1). The free-running frequency of the PLL is set to 20 kHz. Assume that the commutator switch makes contacts repeatedly in the order 1-2-3-4. The corresponding frequencies synthesized are:
Explanation
Correct : a
Similar Questions
What is the worst-case time complexity of insertion in an AVL tree?
Which operations on a binary search tree have O(h) complexity?
Compare search complexities of sorted array vs balanced BST.