EC > GATE 2015 SET-3 > Sequential Circuits
A three bit pseudo random number generator is shown. Initially the value of output Y ≡ Y2 Y1 Y0 is set to 111. The value of output Y after three clock cycles is
A
000
B
001
C
010
D
100

Correct : d

Similar Questions

The sequence of states $(Q_1 Q_0)$ of the given synchronous sequential circuit is
#63 MCQ
The synchronous sequential circuit shown below works at a clock frequency of 1 GHz. The throughput, in Mbits/s, and the latency, in ns, respectively, are
#109 MCQ
In a given sequential circuit, initial states are Q1 = 1 and Q2 = 0. For a clock frequency of 1 MHz, the frequency of signal Q2 in kHz, is ____ (rounded off to...
#148 Fill in the Blanks

Related Topics

pseudo random number generator three bit PRNG EC GATE 2015 GATE EC 2015 clock cycle PRNG binary output PRNG EC gate questions PRNG clock cycles

Unique Visitor Count

Total Unique Visitors

Loading......