EC > GATE 2015 SET-1 > Digital Circuits
A 16 KB (16 × 210 bytes) memory array is designed as a square with an aspect ratio of one (number of rows is equal to the number of columns). The minimum number of address lines needed for the row decoder is
Correct : 7
Similar Questions
A 3-input majority gate is defined by the logic function M(a,b,c) = ab + bc + ca. Which one of the following gates is represented by the function [M(M(a,b,c),M(...
A 3-input majority gate is defined by the logic function M(a,b,c) = ab + bc + ca. Which one of the following gates is represented by the function [M(M(a,b,c),M(...
A 3-input majority gate is defined by the logic function M(a,b,c) = ab + bc + ca. Which one of the following gates is represented by the function [M(M(a,b,c),M(...
Total Unique Visitors
Loading......