EC > GATE 2014 SET-4 > Sample and Hold
For a given sample-and-hold circuit, if the value of the hold capacitor is increased, then
A
droop rate decreases and acquisition time decreases
B
droop rate decreases and acquisition time increases
C
droop rate increases and acquisition time decreases
D
droop rate increases and acquisition time increases

Correct : d

Similar Questions

Mr. X speaks _________ Japanese _________ Chinese.
#3 MCQ
A sum of money is to be distributed among P, Q, R, and S in the proportion 5 : 2 : 4 : 3, respectively. If R gets ₹ 1000 more than S, what is the share of Q (...
#4 MCQ
A trapezium has vertices marked as P, Q, R and S (in that order anticlockwise). The side PQ is parallel to side SR. Further, it is given that, PQ = 11 cm, QR...
#5 MCQ

Related Topics

No tags found

Unique Visitor Count

Total Unique Visitors

Loading......