EC > GATE 2014 SET-3 > Steady State Error
The steady state error of the system shown in the figure for a unit step input is _______.

Correct : 0.5

Similar Questions

The Bode asymptotic magnitude plot of a minimum phase system is shown in the figure. If the system is connected in a unity negative feedback configuration,...
#1035 Fill in the Blanks
Mr. X speaks _________ Japanese _________ Chinese.
#3 MCQ
A sum of money is to be distributed among P, Q, R, and S in the proportion 5 : 2 : 4 : 3, respectively. If R gets ₹ 1000 more than S, what is the share of Q (...
#4 MCQ

Related Topics

steady state error unit step input EC GATE 2014 system stability error GATE electrical EC gate 2014 steady state error calculation unit step input system GATE electrical 2014 question 56

Unique Visitor Count

Total Unique Visitors

Loading......

Question Options

Contributed by: