EC > GATE 2014 SET-2 > Sequential Circuits
The outputs of the two flip-flops Q1, Q2 in the figure shown are initialized to 0, 0. The sequence generated at Q1 upon application of clock signal is
Correct : d
Similar Questions
The sequence of states $(Q_1 Q_0)$ of the given synchronous sequential circuit is
The synchronous sequential circuit shown below works at a clock frequency of 1 GHz. The throughput, in Mbits/s, and the latency, in ns, respectively, are
In a given sequential circuit, initial states are Q1 = 1 and Q2 = 0. For a clock frequency of 1 MHz, the frequency of signal Q2 in kHz, is ____ (rounded off to...
Total Unique Visitors
Loading......