EC > GATE 2014 SET-2 > MOSFET
For the n-channel MOS transistor shown in the figure, the threshold voltage VTh is 0.8 V. Neglect channel length modulation effects. When the drain voltage VD = 1.6 V, the drain current ID was found to be 0.5 mA. If VD is adjusted to be 2 V by changing the values of R and VDD, the new value of ID (in mA) is
Correct : c
Similar Questions
An NMOS transistor operating in the linear region has IDS of 5 μA at VDS of 0.1 V.
Keeping VGS constant, the VDS is increased to 1.5 V.
Given that μnCox(W/L)...
Consider the CMOS circuit shown in the figure (substrates are connected to their respective sources). The gate width (W) to gate length (L) ratios (W/L) of the...
The ideal long channel nMOSFET and pMOSFET devices shown in the circuits have threshold voltages of 1 V and −1 V, respectively. The MOSFET substrates are connec...
Total Unique Visitors
Loading......