Computer Sciences > GATE 2026 SET-2 > Computer Organization
Consider a system with 1 MB physical memory and a word length of 1 byte. The system uses a direct mapped cache, with block numbers starting from 0. The word with physical address 0xA2C28 is mapped to the cache block number 17610. The maximum possible size of the cache (in KB) for this configuration is ___________. (answer in integer) Note: 1K=210 and 1M=220

Correct : 128

The correct answer is 128 KB
Address in binary: 0xA2C28 = 1010 0010 1100 0010 1000 (20 bits). The address is split into a Line/Index field (LO) and a Word Offset (WO).
Word Offset: The lower 6 bits (101000) represent the word offset, meaning block size = 26 = 64 bytes.
Line/Index field: The remaining upper bits give the cache line address (LO) = 11 bits, meaning the number of cache lines = 211 = 2048.
Cache size: Cache address = LO + WO = 11 + 6 = 17 bits. Therefore cache size = 217 bytes = 128 KB.

Similar Questions

Consider a system with 2KB direct mapped data cache with a block size of 64bytes. The system has a physical address space of 64KB and a word length of 16bits. D...
#316 MSQ
Consider the given C-code and its corresponding assembly code, with a few operands U1-U4 being unknown. Some useful information as well as the semantics of each...
#976 MCQ
A 4 kilobyte (KB) byte-addressable memory is realized using four 1 KB memory blocks. Two input address lines (IA4 and IA3) are connected to the chip select (CS)...
#977 MCQ

Related Topics

GATE CS 2026 Set-2 Q56 direct mapped cache 128KB GATE 2026 cache block 17610 GATE CS physical address 0xA2C28 GATE word offset line offset cache GATE 2026 computer organization GATE CS 2026 direct mapping cache size 128KB GATE cache address bits GATE 2026

Unique Visitor Count

Total Unique Visitors

Loading......