Computer Sciences > GATE 2024 SET-1 > Pipelining
Consider a 5-stage pipelined processor with Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), and Register Writeback (WB) stages. Which of the following statements about forwarding is/are CORRECT?
A
In a pipelined execution, forwarding means the result from a source stage of an earlier instruction is passed on to the destination stage of a later instruction
B
In forwarding, data from the output of the MEM stage can be passed on to the input of the EX stage of the next instruction
C
Forwarding cannot prevent all pipeline stalls
D
Forwarding does not require any extra hardware to retrieve the data from the pipeline stages

Correct : a,c

Similar Questions

Consider a 3 GHz (gigahertz) processor with a three-stage pipeline and stage latencies τ1, τ2, and τ3 such that τ1 = 3τ2/4 = 2τ3. If the...
#547 Fill in the Blanks
Suppose the functions F and G can be computed in 5 and 3 nanoseconds by functional units UF and UG , respectively. Given two instances of UF and two instances...
#549 Fill in the Blanks
The stage delays in a 4-stage pipeline are 800, 500, 400 and 300 picoseconds. The first stage (with delay 800 picoseconds) is replaced with a functionally equiv...
#569 Fill in the Blanks

Related Topics

No tags found

Unique Visitor Count

Total Unique Visitors

Loading......

Question Options

Contributed by: