Computer Sciences > Gate 2019 > 1
A certain processor uses a fully associative cache of size 16 kB, The cache block size is 16 bytes. Assume that the main memory is byte addressable and uses a 32-bit address. How many bits are required for the Tag and the Index fields respectively in the addresses generated by the processor?
A
24 bits and 0 bits
B
28 bits and 4 bits
C
24 bits and 4 bits
D
28 bits and 0 bits

Correct : d

Similar Questions

Consider the following recurrence: f(1) = 1; f(2n) = 2f(n) -1, for n≥1; f(2n+1) = 2f(n) +1, for n≥1; Then, which of the following statements is/are TRUE?
#321 MSQ
Consider the following languages: L1 = {ww | w ∈ {a, b}* } L2 = {anbncn | m, n≥ 0} L3 = {ambncn | m, n≥ 0} Which of the following statements is/are FALSE?
#322 MSQ
Which of the following statements is/are TRUE with respect to deadlocks?
#323 MCQ

Related Topics

No tags found

Unique Visitor Count

Total Unique Visitors

Loading......