Computer Sciences > Gate 2018 > Memory Management
The size of the physical address space of a processor is 2P bytes. The word length is 2W bytes. The capacity of cache memory is 2N bytes. The size of each cache block is 2M words. For a K-way set-associative cache memory, the length (in number of bits) of the tag field is
A
P − N − log2K
B
P − N + log2K
C
P − N − M − W − log2K
D
P − N − M − W + log2K

Correct : Memory Management

Similar Questions

Assume that in a certain computer, the virtual addresses are 64 bits long and the physical addresses are 48 bits long. The memory is word addressable. The page...
#235 MCQ
Assume that in a certain computer, the virtual addresses are 64 bits long and the physical addresses are 48 bits long. The memory is word addressable. The page...
#235 MCQ
Assume that in a certain computer, the virtual addresses are 64 bits long and the physical addresses are 48 bits long. The memory is word addressable. The page...
#235 MCQ

Related Topics

No tags found

Unique Visitor Count

Total Unique Visitors

Loading......