Computer Sciences > GATE 2014 SET-1 > Cache Memory
An access sequence of cache block addresses is of length N and contains n unique block addresses. The number of unique block addresses between two consecutive accesses to the same block address is bounded above by k. What is the miss ratio if the access sequence is passed through a cache of associativity A ≥ k exercising least-recently-used replacement policy?
Correct : a
Similar Questions
Consider a machine with a byte addressable main memory of 220 bytes, block size of 16 bytes and a direct mapped cache having 212 cache lines. Let the addresses...
The read access times and the hit ratios for different caches in a memory hierarchy are as given below:
Cache
Read Access Time(In Nano...
A cache memory unit with capacity of N words and block size of B words is to be designed. If it is designed as direct mapped cache, the length of the TAG field...
Total Unique Visitors
Loading......